

General Description

The MAX4734 is a low on-resistance, low-voltage, 4channel CMOS analog multiplexer that operates from a single 1.6V to 3.6V supply. This device has fast switching speeds (ton = 25ns, toff = 20ns max), handles rail-to-rail analog signals, and consumes less than 4µW of quiescent power. The MAX4734 has break-beforemake switching.

When powered from a 3V supply, the MAX4734 features low 0.8Ω (max) on-resistance (RoN), with 0.2Ω (max) RON matching and 0.1Ω RON flatness. The digital logic input is 1.8V CMOS compatible when using a single 3V supply.

The MAX4734 is available in space-saving 12-pin thin QFN (3mm x 3mm) and 10-pin µMAX packages.

Applications

Power Routing

Battery-Powered Systems

Audio and Video Signal Routing

Low-Voltage Data-Acquisition Systems

Communications Circuits

PCMCIA Cards

Cellular Phones

Modems

Hard Drives


Features

- **♦ Low Ron** 0.8Ω (max) (3V Supply) 2Ω (max) (1.8V Supply)
- ♦ 0.1Ω (max) R_{ON} Flatness (3V Supply)
- ♦ 1.6V to 3.6V Single-Supply Operation
- ♦ Available in Thin QFN (3mm x 3mm) Package
- ♦ High-Current Handling Capacity (150mA Continuous)
- **♦** 1.8V CMOS-Logic Compatible (3V Supply)
- ♦ Fast Switching: toN = 25ns, toFF = 20ns

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE
MAX4734EU	-40°C to +85°C	10 μMAX
MAX4734ETC	-40°C to +85°C	12 Thin QFN (3mm x 3mm)

Pin Configurations/Functional Diagrams/Truth Table



ABSOLUTE MAXIMUM RATINGS

(Voltages Referenced to GND)	
V+, A_, EN	0.3V to +4V
COM, NO_ (Note 1)	0.3V to $(V+ + 0.3V)$
Continuous Current COM, NO	±150mA
Continuous Current (all other pins)	±20mA
Peak Current COM, NO_	
(pulsed at 1ms 10% duty cycle)	±300mA

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
10-Pin µMAX (derate 5.6mW/°C above +70°C)	
12-Pin Thin QFN (derate 14.7mW/°C above +70°C)	1176mW
Operating Temperature Range40°C	C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range65°C	to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Signals on COM or NO_ exceeding V+ or GND are clamped by internal diodes. Limit forward current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single 3V Supply

 $(V+ = 2.7V \text{ to } 3.6V, V_{IH} = 1.4V, V_{IL} = 0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise specified. Typical values are at } V+ = 3.0V, T_A = +25^{\circ}C.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS	
ANALOG SWITCH	_							
Analog Signal Range	V _{COM} , V _{NO} _			0		V+	V	
On-Resistance (Note 4)	Ron	V+ = 2.7V, I _{COM} = 100mA,	+25°C		0.6	0.8	Ω	
On-Hesistance (Note 4)	NON	V _{NO} _ = 1.5V	T _{MIN} to T _{MAX}			1	52	
On-Resistance Match Between Channels	ΔRON	V+ = 2.7V, I _{COM} = 100mA,	+25°C		0.1	0.2	Ω	
(Notes 4, 5)	ΔΠΟΝ	V _{NO} _ = 1.5V	T _{MIN} to T _{MAX}			0.3	22	
On-Resistance Flatness (Note 6)	R _{FLAT} (ON)	V+ = 2.7V, I _{COM} _ = 100mA, V _{NO} _ = 1V, 1.5V, 2V	+25°C		0.05	0.1	Ω	
			T _{MIN} to T _{MAX}			0.2		
NO_ Off-Leakage Current		V+ = 3.6V, VCOM = 0.3V, 3.3V,	+25°C	-1	±0.002	+1	nA	
(Note 7)	INO_(OFF)	$V_{NO} = 0.3V, 3.3V,$ $V_{NO} = 3.3V, 0.3V$	T _{MIN} to T _{MAX}	-5		+5	HA	
COM Off-Leakage Current	I ICOM/OFF)	V+ = 3.6V,	+25°C	-1	±0.002	+1		
(Note 7)		V _{COM} = 0.3V, 3.3V, V _{NO} = 3.3V, 0.3V	T _{MIN} to T _{MAX}	-5		+5	nA	
COM On-Leakage Current		V+ = 3.6V, V _{COM} = 3.3V, 0.3V,	+25°C	-2	±0.002	+2		
(Note 7)	ICOM(ON)	V _{NO} _ = 3.3V, 0.3V, or floating	T _{MIN} to T _{MAX}	-10		+10	nA	

ELECTRICAL CHARACTERISTICS—Single 3V Supply (continued)

 $(V+ = 2.7V \text{ to } 3.6V, V_{IH} = 1.4V, V_{IL} = 0.5V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise specified. Typical values are at } V+ = 3.0V, T_A = +25^{\circ}C.)$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
SWITCH DYNAMIC CHARAC	TERISTICS						
Turn-On Time	ton	$V_{NO} = 1.5V,$ $R_{L} = 50\Omega, C_{L} = 35pF,$	+25°C		20	25	ns
Turri-Ori Tilrile	iON	Figure 1	T _{MIN} to T _{MAX}			30	115
Turn-Off Time	toff	$V_{NO} = 1.5V,$ $R_L = 50\Omega, C_L = 35pF,$	+25°C		15	20	ns
Turri-Oii Tiirie	tOFF	Figure 1	T _{MIN} to T _{MAX}			25	115
Break-Before-Make (Note 8)	toom	$V_{NO} = 1.5V,$ $R_{L} = 50\Omega, C_{L} = 35pF,$	+25°C		5		ns
break-before-wake (Note o)	tBBM	Figure 2	T _{MIN} to T _{MAX}	1			115
Charge Injection	Q	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_{L} = 1.0$ nF, Figure 3					рС
NO_ Off-Capacitance	Coff	f = 1MHz, Figure 4	+25°C		33		рF
COM Off-Capacitance	Ccom(off)	f = 1MHz, Figure 4	+25°C		117		рF
COM On-Capacitance	C _C OM(ON)	f = 1MHz, Figure 4	+25°C		171		рF
-3dB On-Channel Bandwidth	BW	Signal = 0, $R_{IN} = R_{OUT} = 50\Omega$, $C_L = 5pF$, Figure 5			90		MHz
Off-Isolation (Note 9)	V _{ISO}	$f = 1MHz$, $V_{COM} = 1V_{P-P}$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 5	+25°C		-56		dB
Crosstalk (Note 10)	VcT	$f = 1MHz$, $V_{COM} = 1V_{P-P}$, $R_L = 50\Omega$, $C_L = 5pF$, Figure 5	+25°C		-56		dB
Total Harmonic Distortion	THD	$f = 20$ Hz to 20 kHz, $V_{COM} = 2V_{P-P}$, $R_L = 32\Omega$	+25°C		0.018		%
LOGIC INPUT (A_, EN)	1	l	•				
Input Logic High	VIH			1.4			V
Input Logic Low	VIL					0.5	V
Input Leakage Current	I _{IN}	V _{EN} = 0 or 3.6V, V _A _ = 0 or 3.6V		-1	0.005	+1	μA
POWER SUPPLY	•	-	•				-
Power-Supply Range	V+			1.6		3.6	V
Positive Supply Current	l+	V+ = 3.6V, V _{EN} , A_ = 0 or V+, all channels on or off			0.004	1	μΑ

ELECTRICAL CHARACTERISTICS—Single 1.8V Supply


 $(V + = 1.8V, V_{IH} = 1.0V, V_{IL} = 0.4V, T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise specified. Typical values are at } T_A = +25^{\circ}\text{C.})$ (Notes 2, 3)


PARAMETER	PARAMETER SYMBOL CONDITIONS		TA	MIN	TYP	MAX	UNITS	
ANALOG SWITCH	•		•					
Analog Signal Range	V _{COM} , V _{NO} _			0		V+	V	
On-Resistance	Pou	I _{COM} _ = 10mA,	+25°C		1.5	2	Ω	
On-nesistance	Ron	V _{NO} _ = 1V	T _{MIN} to T _{MAX}			3	52	
SWITCH DYNAMIC CHARACT	ERISTICS							
Turn-On Time	ton	$V_{NO} = 1V$, $R_{L} = 50\Omega$, $C_{L} = 35pF$,	+25°C		25	30	ns	
		Figure 1	T _{MIN} to T _{MAX}			35		
Turn-Off Time	toff	$V_{NO} = 1V,$ $R_{L} = 50\Omega, C_{L} = 35pF,$	+25°C		18	25	ns	
Tam on time	1011	Figure 1	T _{MIN} to T _{MAX}			28	110	
Dural Defens Males (Nets O)	+	V _{NO} _ = 1V,	+25°C		7			
Break-Before-Make (Note 8)	[†] BBM	$R_L = 50\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to T _{MAX}	1			ns	
Charge Injection	Q	$V_{GEN} = 0$, $R_{GEN} = 0$, $C_L = 1$ nF, Figure 3	+25°C		35		рС	
Off-Isolation (Note 9)	V _{ISO}	$f = 1MHz, V_{NO}$ $= 1V_{P-P}, R_L = 50\Omega,$ $C_L = 5pF, Figure 5$	+25°C		-56		dB	
Crosstalk (Note 10)	V _{CT}	$ f = 1 \text{MHz, V}_{\text{COM}} = 1 \text{V}_{\text{P-P}}, \\ R_{\text{L}} = 50 \Omega, \\ C_{\text{L}} = 5 \text{pF, Figure 5} $	+25°C		-56		dB	
LOGIC INPUT (A_, EN)							•	
Input Logic High	VIH			1			V	
Input Logic Low	VIL					0.4	V	
Input Leakage Current	I _{IN}	V _{EN} = 0 or 3.6V, V _A _ = 0 or 3.6V				1	μΑ	


- **Note 2:** The algebraic convention, where the most negative value is a minimum and the most positive value is a maximum, is used in this data sheet.
- **Note 3:** -40°C specifications are guaranteed by design.
- Note 4: R_{ON} and ΔR_{ON} matching specifications for thin QFN packaged parts are guaranteed by design.
- **Note 5:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.
- **Note 6:** Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured over the specified analog signal ranges.
- Note 7: Leakage parameters are 100% tested at hot temperature and guaranteed by correlation at room temperature.
- Note 8: Guaranteed by design.
- **Note 9:** Off-Isolation = $20\log_{10}(V_{COM}/V_{NO_-})$, V_{COM} = output, V_{NO_-} = input to off switch.
- Note 10: Between two switches.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$






















Typical Operating Characteristics (continued)

 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$





Pin Description

Р	IN	NAME	FUNCTION
μMAX	QFN	NAME	FUNCTION
1	12	A0	Address 0 Input
2	1	NO1	Analog Switch 1—Normally Open Terminal
3	2	GND	Ground
4	3	NO3	Analog Switch 3—Normally Open Terminal
5	4	EN	Enable Logic Input
6	6	V+	Positive-Supply Voltage Input
7	7	NO4	Analog Switch 4—Normally Open Terminal
8	8	COM	Analog Switch Common Terminal
9	9	NO2	Analog Switch 2—Normally Open Terminal
10	10	A1	Address 1 Input
_	5, 11	N.C.	No Connection. Not internally connected.
_	_	EP	Exposed Pad. Connect to Ground.

Detailed Description

The MAX4734 is a low 0.8Ω (max) (at V+ = 2.7V) on-resistance, low-voltage, 4-channel CMOS analog multiplexer that operates from a 1.6V to 3.6V single supply. CMOS switch construction allows switching analog signals that range from GND to V+.

When powered from a 2.7V supply, the 0.8Ω (max) R_{ON} allows high continuous currents to be switched in a variety of applications.

Applications Information

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the devices. Always sequence V+ on first, followed by NO_ or COM.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the V+ supply to other components. A $0.1\mu F$ capacitor, connected from V+ to GND, is adequate for most applications.

Logic Inputs

The MAX4734 logic inputs can be driven up to 3.6V regardless of the supply voltage. For example, with a 1.8V supply, A_ and EN may be driven low to GND and high to 3.6V. Driving A_ and EN rail-to-rail minimizes power consumption.

Analog Signal Levels

Analog signals that range over the entire supply voltage (V+ to GND) can be passed with very little change in onresistance (see the *Typical Operating Characteristics*). The switches are bidirectional, so the NO_ and COM_ pins can be used as either inputs or outputs.

Layout

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

Test Circuits/Timing Diagrams




Figure 1. Switching Time

Test Circuits/Timing Diagrams (continued)




Figure 2. Break-Before-Make Interval




Figure 3. Charge Injection




Figure 4. Channel Off/On-Capacitance

Test Circuits/Timing Diagrams (continued)




Figure 5. Off-Isolation/On-Channel/Crosstalk Bandwidth


Chip Information

TRANSISTOR COUNT: 379

PROCESS: CMOS

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



PKG		12L 3x3		16L 3x3			
REF.	MIN	NOM.	MAX.	MIN.	NOM.	MAX.	
Α.	0.70	0.75	0,80	0.70	0.75	0.80	
ь	0.20	0.25	0.30	0.20	0.25	0.30	
D	2.90	3.00	3.10	2.90	3.00	3.10	
Е	2.90	3.00	3.10	2.90	3.00	3.10	
		0.50 BSC		0.50 BSC.			
L	0.45	0.65	0.65	0.30	0.40	0.60	
N		12		16			
ND		э			4		
NE		э			4		
A1	0	0.02	0.05	0	0.02	0.05	
A2		0.20 REF			0.20 REF		
k	0.25			0.25	-	-	

PKG.		D2			E2		DILL ID	JEDEC	DOWN BONDS
CODES	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	PIN ID	JEDEC	ALLOWE
T1233-1	0.96	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	NO
T1233-3	0.96	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-1	YES
T1633-1	0.95	1.10	1.25	0.85	1.10	1.25	0.35 x 45°	WEED-2	NO
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	YES
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225 x 45°	WEED-2	N/A
T1633-4	0.95	1.1D	1.25	0.95	1.10	1.25	0.35 x 45°	WEED-2	NO

- 1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994
- 2. ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES
- 2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.

 3. N IS THE TOTAL NUMBER OF TERMINALS.


 ATHE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
- ⚠ ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
 7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
- © COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

 9. DRAWING CONFORMS TO JEDEC M0220 REVISION C.

	DALLA: BENICONDUCTO BETARY INFORMATION	\$ /N/IX							
mus:	TIME: PACKAGE OUTLINE								
1	12, 16L, THIN	QFN, 3x3x0.8mm							
APPRO	ANT	21-0136	REV. E	2/2					

Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.